Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Might be a programming link integrity (BER) problem? Or for a
nonvolatile-config device, some issue with programming V, I
leading to marginal write quality and maybe then, temperature
read marginality?
There is a basic tline in analogLib. There is also another
that wants a model, which I've never used (having none)
if you want realism like losses and frequency response.
In my observation the "done thing" is to represent what lies
within the physical extent of the device in the model (or
subcircuit), and leave modeling the interconnect outside those
extents to the responsible engineer. Then the "guts" get a
marker layer to prevent double-counting interconnect...
So how many phases are people interested in?
I've seen 2 and 3 mentioned. I've gone as high as teens in charge
pumps.
At some point I think it becomes sensible to just make a single,
and have the controller do the phasing. Or, perhaps some
intermediary, SSI-MSI logic that could produce 2-N...
Probably need to develop a Calculator expression that yields
the desired result (your wave expression evidently missed a
step or several).
The only way I've ever gotten an Ocean script to work (and
trivial at that) has been to do the task in a foreground ADE
session, save the whole session as...
There was another thread very similar very recently.
A question is, "Is random-appearing 'good enough'"? You should
be able to "box the outcome" by the so-sparse-you-get-bored
and the so-close-you-missed-one points. Don't need to look
at the entire floor of the "bathtub", generally. Think...
Don't worry about machine model ESD. You are not dealing with a
unconnected part sliding down a test handler chute.
If you want to worry yourself over threats, the threat is going to be
more like some of those newer powered system ESD standards
(like your HDMI port driver lives a life of...
If you're using the device then you ought to have a couple handy
to measure.
What's your care-about "off" current? 1mA? 1uA? Pick one for the
experiment. Tie D=G, 10V supply, series resistor that gets you the
number for drain current at 25C. Record Vgs(25C). Now hit the oven,
take Vgs(125C)...
Search for "POR" and "power-on reset" for common
approaches. You should consider what the supply
turnon event looks like as various "trigger" schemes
may have dependencies that defeat it in application.
Such as a dV/dt trigger needing a minimum supply
slew rate, or a POR which doesn't get...
I recommend that you follow exactly whatever Skywater
has suggested. If you choose your own adventure, you
may not get the adventure you chose. If need be, get a
laptop and flip it to Linux. Or use your Windows machine
to VNC to some server where things are already set up
right.
I've used...
I had to chuckle when I got to the part about wanting to do
4GHz in 130nm CMOS with a 12V supply.
Pick any two, maybe.
But indeed the whole point of a senior project is that you
would study, learn and work on your own.
Now a valid way to begin would be to trudge on over to the
library...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
