Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This thread is for the general discussion of the blog entry How can you greatly speed up simulation of SPICE or other design data?. Please add to the discussion here.
This thread is for the general discussion of the blog entry Parasitic viewer - accelerating analysis and simulation of post-layout netlists. Please add to the discussion here.
This thread is for the general discussion of the blog entry How to read SPICE/Analog/Mixed-signal files easily with logic cone extraction. Please add to the discussion here.
This thread is for the general discussion of the blog entry Visualizing Top Level to Block Diagram View in RTL designs. Please add to the discussion here.
This thread is for the general discussion of the blog entry Generating Automatic Schematics from Verilog/VHDL/System Verilog. Please add to the discussion here.
With increasing use of IP building blocks in SoC design, engineers need to work at different design levels (RTL, gate, transistor, analog, parasitic) as well as with different design languages/netlist formats (VHDL, system verilog, verilog, SPEF/DSPF, SPICE etc).
For an all-in-one analysis and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
